

APPLICATION DATA SHEET**Inventor Information**

Inventor One Given Name : Joseph M.
 Family Name : Jeddeloh
 Postal Address Line One : 4302 Reiland Lane
 City : Shoreview
 State or Province : Minnesota
 County : Ramsey
 Postal or Zip Code : 55126
 City of Residence : Shoreview
 State or Prov. Of Residence : Minnesota
 Country of Residence : USA
 Citizenship Country : USA

Correspondence Information

Name Line One : Edward W. Bulchis, Esq.
 Address Line One : DORSEY & WHITNEY LLP
 Address Line Two : 1420 Fifth Avenue, Suite 3400
 City : Seattle
 State or Province : Washington
 Postal or Zip Code : 98101
 Telephone : 206-903-8800
 Facsimile : 206-903-8820
 E-Mail : patentseattle@dorseyllaw.com

Application Information

Title : SYSTEM AND METHOD FOR ON-BOARD TIMING
 MARGIN TESTING OF MEMORY MODULES
 Total Drawing Sheets : 3
 Formal Drawings : YES
 Application Type : Utility
 Attorney Docket Number : 501321.01
 Assigned : Yes (Large Entity)

Representative Information

Representative Customer No. : 27,076

h:\ip\documents\clients\micron technology\1300\501321.01\501321.01 application data sheet.doc